This paper describes the use of behavioral models and mixed-signal simulation as a means to verify the proper instantiation, connectivity and control of analog and mixed-signal AMS intellectual property IP, and also as a means to prototype an AMS integrated circuit IC or system-on-chip SOC using behavioral models in place of IP modules yet to be designed. The goal of the first model use-case is to reduce the likelihood of human error resulting in IC functional faults. The goal of the second use-case is to develop an executable specification upon which the detailed design of IP blocks may be based.
Efficient Verification and Virtual Prototyping of Analog and Mixed-Signal IP and SOCs Using Behavioral Models » AnySilicon
Aldec Delivers Efficient Verification with Requirements-based, User-defined Test Plan in Coverage – 2014-11-12 – Newsroom – Company – Aldec
Henderson, NV – November 12, 2014 – Aldec, Inc., announces the latest release of its mixed-language, advanced verification platform, Riviera-PRO™ 2014.10. This release of Riviera-PRO delivers ...Read more
Mentor Graphics User2User India 2014 The U2U Mentor Graphics conference 2014 India, a highly interactive, in-depth technical conference was hosted at the Taj Vivanta Bengaluru ...Read more