The Verification Spectrum
Typically, verification teams develop separate flows to support verification at block and SoC levels. As well as supporting reuse between these different abstraction levels, the verification environment should be reusable at different stages of the verification process, to minimize effort.
Figure 1: Two dimensions of the verification spectrum
via SystemVerilog Test Suites Accelerate IP-to-SoC Reuse | VIP Central.
High quality quarterly newsletter from Mentor Graphics covering deep Functional Verification topics such as:
Integrate Ethernet QVIP in a Few Hours: an A-to-Z Guide -
Fast Track to Productivity ...
Validation and Verification Process for DO-254
Date: Thursday, January 22, 2015
Register for India/EU 8.30 PM to 9.30 PM India time (4:00PM to 5:00PM CET)
Register for US 11:00AM to 12:0...