SANTA CLARA, Calif., Feb. 11, 2015 (GLOBE NEWSWIRE) — via PRWEB – Blue Pearl Software, Inc., the provider of EDA software that accelerates IP and FPGA verification, announces release 9.0 of its software suite for Windows® and Linux® operating systems. It introduces the new Blue Pearl Debug Environment that significantly reduces the time it takes designers to solidify RTL functionality."The Blue Pearl Debug Environment changes the design exploration and debug game by providing functionalities that do not exist with other tools," said Ellis Smith, Chairman and CEO, Blue Pearl Software. "With release 9.0 we are seeing up to 50% runtime reduction in false path and multi cycle path generation for the largest customer designs"Release 9.0 of the Blue Pearl Software Suite decreases development time with the new Debug Environment by shrinking the time to find and correct design mistakes. Key features include access to the HDL database once a design is loaded, RTL to schematic cross probe, advanced tracing to specific design elements, hierarchical name search and net coloring across hierarchy for ease of use.
Blue Pearl Software Introduces Debug Environment in Release 9.0 – Visual Debug and Verification Dramatically Shortens Design Cycle Time
The world of ASIC Design-Verification has much to owe to Specman and its e-language (now an IEEE standard, IEEE 1647). In the early years of verification explosion, it is Specman/E that showed the "ea...Read more
As part of our continued and relentless news coverage of major Design Verification news across the globe, we at VerifNews covered the recent DVCon USA 2015 via a combination of questionnaire, photos...Read more