Posts by VerifNews (VerifNews)

Apr
17
2018

Event alert – “India UVM Day” on Apr 24, 2018

For all the Design-Verification engineers out there in India, an important event alert! As a country with maximum number of Design Verification engineers in the world, there is more reason to cherish – The “India UVM Day” is here in Bangalore on 24-Apr-2018. Register today for FREE @ https://tinyurl.com/ieee-uvm Here is a brief of what […]

Apr
09
2018

DVTalk – Apr’18: VLSI Career workshop, IEEE UVM and more

Our next episode of DVTalk is here! Welcome to DVTalk April-2018. In this episode we are thrilled to partner with leading VLSI & EDA companies and standard committee to bring you the latest in this field. It is free to attend, but registration is mandatory. As seats gets filled quickly, we suggest you register right-away […]

Apr
07
2018

Exciting times in the world of VLSI Design-Verification!

To all our readers, sorry for the silence over last few quarters. Our content writers had moved on and our funding team got busy with other projects. So here we are at a crucial period of time in this world of Design-Verification. With new standards in the making Accellera Systems Initiative, this industry’s premier standards […]

Sep
10
2016

Hardware-Assisted Verification seminar – Aldec, CVC & IISc – notes

Aldec, Inc., an industry-leading Electronic Design Automation (EDA) company recently hosted a technical seminar on “Hardware-Assisted Verification” in Bangalore, India on Sep 08, 2016. The full-day event had multiple high-profile speakers from the industry and academia: Below is a brief summary of the day’s proceedings as captured by our team member! Introduction to Hardware Assisted […]

Sep
01
2016

Anupam Bakshi & DVCon India countdown with Ajeetha

DVCon India is being organized for third year in a row. It has been made possible thanks to some dedicated hard-work by passionate leaders in this industry. One of the key members of DVCon India team since 2014 is Anupam Bakshi, CEO at Agnisys, an EDA company focusing on executable specifications, automated code generation and […]

Aug
30
2016

Tom Anderson & DVCon India countdown

DVCon India has made deep connections worldwide since its inception back in 2014. One of our friends who has helped the show time and again is Tom Anderson. We are glad to bring our next issue of this popular DVCon countdown series with Tom Anderson, VP of Marketing at Breker Systems Counting Down To DVCon […]

Aug
28
2016

DVTalk Aug 2016 – VLSI industry & UVM adoption

VerifNews is glad to announce  a new #DVTalk session titled: VLSI industry & UVM adoption Brief agenda: 1.       VLSI industry overview . 2.       UVM apps and open-source approach (Courtesy: www.go2uvm.org) 3.       Hidden gems of UVM debug This is an exclusive DVTalk event being held at Amrita Bengaluru Campus. Date: Aug 31st 2016 Time: 10.30-12.30 Stay tuned for event […]

Aug
27
2016

Karen Bartleson, IEEE president-elect 2016 & DVCon India countdown

Literally everyone in the electronics industry is aware of IEEE. Though may not have been deeply involved, for sure every electrical, electronics engineer’s professional life has been touched by IEEE. IEEE is the world’s largest technical professional organization dedicated to advancing technology for the benefit of humanity. As many would know, Karen  Bartleson is becoming […]

Aug
25
2016

Dave Kelf, OneSpin & DVCon India countdown

We are glad to bring our next issue of this popular DVCon countdown series with Dave Kelf, VP of Marketing at OneSpin solutions.       Counting Down To DVCon India Below is a brief chat with Dave Kelf (DK),t hat our VerifNews (VN) team recently held: [VN] Can you share your experience with DVCon in general […]

Aug
25
2016

Debug automation: PinDown gets to file-level granularity in isolating bugs

Debug is one area that requires automation much more than available today. With Verdi’s NPI and emerging DDI (Debug Data Interface) becoming popular, third party “apps” to solve common debug problems are emerging fast in the market (e.g. RTGen from VerifWorks). One of the common tasks for regression analysis teams is to quickly narrow down […]



© 2014 Verifnews All rights reserved.
Designed By SCSVMV University