Apr
17
2018

Event alert – “India UVM Day” on Apr 24, 2018

For all the Design-Verification engineers out there in India, an important event alert! As a country with maximum number of Design Verification engineers in the world, there is more reason to cherish – The “India UVM Day” is here in Bangalore on 24-Apr-2018. Register today for FREE @ https://tinyurl.com/ieee-uvm Here is a brief of what […]

Aug
26
2015

Accellera Aug 2015 Newsletter is out – read about new standards, events etc.

Community Newsletter: August 2015 IN THIS ISSUE:Message from the ChairUVM 1.2 joins growing list of standards contributed to IEEE-SADVCon Global FocusThe latest updates on DVCon India, Europe, and U.SSystemC JapanEngineers in Japan enjoy a full day of SystemC educationAccellera in the NewsUVM 1.2 delivered to IEEE-SA and SCE-MI 2.3 updatesScheduled Working Group MeetingPortable Stimulus Working […]

Jul
14
2015

DVCon India countdown – views from Shankar Hemmady

As part of my continuing build-up to DVCon India 2015, I caught up with this year DV-TPC co-chair, Mr. Shankar Hemmady at Synopsys. As always, interaction with Shankar is free flowing, pleasant with deep insights into the VLSI industry across the globe. His contributions to the DV world are well known thanks to his continued service at DAC, […]

Jun
28
2015

Welcome to DVCon India 2015 countdown!

DVCon India 2015 welcomes you – by Ajeetha Kumari, General Vice-chair, DVCon India 2015 Are you involved in the field of electronics design, modelling and verification? If yes, here is one conference that you can’t afford to miss. It is the DVCon (Design and Verification Conference). As a popular conference being run in the USA […]

May
06
2015

MakeInIndia campaign and DVCon India

Success is viral! it gets even sweeter when it rides on global success and becomes a “continuum”. DVCon, the premier event around the VLSI Design & Verification has been a big hit among users and vendors alike globally. In 2014 it expanded globally to India & Europe. The 2014 India event was a huge success […]

May
01
2015

Truechip grows customer base, announces portable, comprehensive VIPs

One of the emerging VIP players from India, TrueChip (http://www.truechip.net)  was exhibiting at DVCon USA 2015 for the consecutive second year. Our VerifNews team caught up with Nitin Kishore, CEO of Truechip at their booth at the event.   Here is a transcript: VN: Tell us about your company please NK: Truechip is one of the first, built-from-scratch VIP […]

Apr
01
2015

FPGA Verification done the smart way – the Bluepearl way!

Over the last half-a-decade, FPGAs have been becoming larger and larger in capacity and narrow/deep in technology nodes.  Given the cost advantages of FPGA, various companies that were erstwhile ASIC-only design houses have taken FPGA as the first step to production and/or prototyping. . As learnt in the ASIC domain, as designers’ ability to push more logic into a single […]

Mar
18
2015

Verific expands into UPF, adds SystemVerilog 2012 support and more

  Our VerifNews team spoke to Michael Ligthart (ML) President of Verific Design Automation at their booth at DVCon USA 2015. Our parent company CVC (http://www.cvcblr.com)  covered Verific before at DAC 2013 at Austin, the older news buzz can be found at: http://cvcblr.com/?p=767    VN: How many years you’ve been exhibiting at DVCon? ML: We have been here for about 4-5 years. […]

Mar
16
2015

Real Intent adds DO-254 checks, enhances SystemVerilog, VHDL support

One of the long standing independent EDA companies, Real Intent has significant updates at this year DVCon US. Our VerifNews team caught up with Graham Bell, Vice President of Marketing at Real Intent at their booth at the event. Here is a transcript:   VN: Tell us about your company please GB: Real Intent is a Verification […]

Mar
16
2015

Synopsys sees a major “shift-left” approach to Verification at DVCon-US 2015

As part of our continued and relentless news coverage of major Design Verification news across the globe, we at VerifNews covered the recent DVCon USA 2015 via a combination of questionnaire, photos and audio recordings. Here is what our team learnt about Synopsys’s major push in the Verification space. We sincerely thank Michael Sanie, Senior Director, Verification Marketing at Synopsys […]



© 2014 Verifnews All rights reserved.
Designed By SCSVMV University