Aug
25
2016

Debug automation: PinDown gets to file-level granularity in isolating bugs

Debug is one area that requires automation much more than available today. With Verdi’s NPI and emerging DDI (Debug Data Interface) becoming popular, third party “apps” to solve common debug problems are emerging fast in the market (e.g. RTGen from VerifWorks). One of the common tasks for regression analysis teams is to quickly narrow down […]

Jul
10
2015

DVCon India countdown – views from India’s indigenious EDA house

As part of my continuing build-up to DVCon India 2015, I recently spoke with folks at VerifWorks, a unique EDA company, a proud “MakeInIndia” company with indigenously developed products for the EDA industry. To me it is a dream come true venture as one of its directors. Listen to Mr. Arvind Algundi, VP of sales & support at VerifWorks and […]

Jun
08
2015

Synopsys buys Atrenta, builds on Verification Continuum

Around the industry’s most popular event, there is a BIG news for the VLSI/ASIC Design & Verification industry: Synopsys buys Atrenta:       As part of Synopsys’s new initiative to deliver a “Verification Continuum” (as reported by our VerifNews team at recent DVCon USA 2015, http://verifnews.org/2015/03/synopsys-sees-a-major-shift-left-approach-to-verification-at-dvcon-us-2015/) this is a very strong, bold and useful step for its […]

Jun
02
2015

Invionics 48 Hour DAC Design Challenge

Invionics offers an IC development and design automation rapid development platform for semiconductor companies called Invio™. I’m excited to announce that Invionics will demonstrate the rapid development capabilities of the Invio™ EDA Rapid Development Platform at the Design Automation Conference (DAC) 2015 (booth #2507) with a 48 hour DAC Design Challenge.  Invionics engineers will attempt to create a user suggested front-end […]

Jun
02
2015

Invionics Offers Industry’s First Development Platform for Custom Analog and Mixed-Signal EDA Tools

Invionics Offers Industry’s First Development Platform for Custom Analog and Mixed-Signal EDA Tools Verilog-AMS module extends Invio (TM) platform, enables mixed-signal IC innovation Vancouver, British Columbia, May 19, 2015 – Invionics, a company providing software to automate the semiconductor design and verification process, today expanded the InvioTM Platform with a Verilog-AMS add-on module. The new […]

Jun
01
2015

Defacto to announce new release and share customer experience during DAC 2015

Defacto Technologies is excited to announce new releases of its products and share customer experience during DAC in San Francisco, June 8-10. Defacto team will be showcasing breakthrough RTL “Build&Signoff” EDA solutions with new releases of its STAR RTL and Gate-level Design tools. Please visit us at the booth #1902 for in-depth technical presentations. Send […]

Jun
01
2015

Cadence Introduces Indago Debug Platform, Improving Debugging Productivity by up to 50 Percent

SAN JOSE, Calif., 28 Apr 2015 HIGHLIGHTS: Patented root-cause analysis technology filters unneeded data to go beyond the source for a single bug to resolve the cause of all related bugs Includes three integrated debugging apps that provide a single synchronized debug solution Integrated open debug platform with third-party support enables multiple design and verification […]

May
01
2015

Cache Coherency Verification automated – TrekApp @ DVClub Europe

As part of our continued coverage of various DV events across the globe, here we present a detailed account of a great, in-depth technical presentation delivered by Adnan Hamid, Co-Founder and CTO of Breker Verification Systems, Inc. Adnan presented on the title “Cache Coherency Verification with Vertical and Horizontal Portable Stimulus” at DVClub Europe 2015. The […]

Apr
24
2015

A photolog of Design&Reuse IP-SOC Day

As a follow-up to our earlier post covering recent D&R IP-SOC Day, here is a “photolog” (Or Photoblog: http://en.wikipedia.org/wiki/Photoblog) of the day’s talks. Hope you enjoy this innovative way of news coverage, courtesy VerifNews Organizer and main sponsors                            Srinivasan, MD of Mobiveil India (Chennai) […]

Apr
24
2015

D&R IP-SOC Days – Bangalore, 2015 event

– Bangalore, 2015 : Highlights                      – an EDA portal based out of Europe has been successfully running its “IP-SOC Days” for the past several years across the world. This year the Bangalore edition was held at the Park Plaza, ORR, Bangalore on March 25, 2015. Surprisingly not so well marketed on social media, this […]



© 2014 Verifnews All rights reserved.
Designed By SCSVMV University