Sep
10
2016

Hardware-Assisted Verification seminar – Aldec, CVC & IISc – notes

Aldec, Inc., an industry-leading Electronic Design Automation (EDA) company recently hosted a technical seminar on “Hardware-Assisted Verification” in Bangalore, India on Sep 08, 2016. The full-day event had multiple high-profile speakers from the industry and academia: Below is a brief summary of the day’s proceedings as captured by our team member! Introduction to Hardware Assisted […]

Nov
21
2014

New IP Prototyping Kits for 10 Interface Protocols

DesignWare IP Prototyping Kits for 10 Interface ProtocolsAccelerate Prototyping, Software Development and Integration of USB 3.0, SSIC, PCI Express 2.0 & 3.0, DDR3, LPDDR3, LPDDR2, MIPI CSI-2, HDMI 2.0, and JEDEC UFS Protocols IP into SoCs via New IP Prototyping Kits for 10 Interface Protocols.

Nov
16
2014

Efficient Verification and Virtual Prototyping of Analog and Mixed-Signal IP and SOCs Using Behavioral Models » AnySilicon

This paper describes the use of behavioral models and mixed-signal simulation as a means to verify the proper instantiation, connectivity and control of analog and mixed-signal AMS intellectual property IP, and also as a means to prototype an AMS integrated circuit IC or system-on-chip SOC using behavioral models in place of IP modules yet to […]



© 2014 Verifnews All rights reserved.
Designed By SCSVMV University