
System Verilog Assertions Handbook, 3rd edition

... for Dynamic and Formal Verification

**Ben Cohen
Srinivasan Venkataramanan
Ajeetha Kumari
...and Lisa Piper**



**VhdlCohen Publishing
Los Angeles, California
<http://www.SystemVerilog.us/>**

SystemVerilog Assertions Handbook, 3rd Edition

... for Dynamic and Formal Verification

Published by:
VhdlCohen Publishing
P.O. 2362
Palos Verdes Peninsula CA 90274-2362
ben@SystemVerilog.us
<http://www.SystemVerilog.us/>

Library of Congress Cataloging-in-Publication Data
A C.I.P. Catalog record for this book is available from the Library of Congress

SystemVerilog Assertions Handbook, 3rd Edition
... for Dynamic and Formal Verification
ISBN 878-0-9705394-3-6

[1] Reprinted with permission from IEEE Std. P1800/D5, 2012 -prelim Standard for SystemVerilog Unified Hardware Design, Specification, and Verification Language, Copyright 2012, by IEEE. The IEEE disclaims any responsibility or liability resulting from the placement and use in the described manner.

Items reprinted from the above referenced IEEE document are identified with a prefix [1] and are shown in italic font.

Copyright © 2013 by VhdlCohen Publishing

All rights reserved. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording, or by any information storage and retrieval system, without the prior written permission from the author, except for the inclusion of brief quotations in a review.

Printed on acid-free paper

Printed in the United States of America

Contents

FOREWORD, Dennis Brophy	xi
FOREWORD, Sven Beyer	xii
FOREWORD, Stuart Sutherland	xiii
FOREWORD, Cristian Amitroaie	xiv
PREFACE	xv
What's new?	xv
The creators	xv
How this book addresses SVA	xvi
More about the creation of this book	xvi
How to read this book	xvii
The Intent	xviii
Book Organization	xviii
Acknowledgements	xxi
About the Authors	xxiv
1 Assertions In a Verification Methodology	1
1.1 DESIGN VERIFICATION METHODOLOGIES	2
1.1.1 <i>History</i>	2
1.1.2 <i>What is a property? What is an assertion?</i>	3
1.1.3 <i>Is the use of SystemVerilog assertions a good verification strategy?</i>	4
1.1.4 <i>Are assertions supported in frameworks?</i>	5
1.1.5 <i>Why should I describe the same thing in two different ways (e.g., RTL and assertions)?</i>	5
1.2 WHY SYSTEMVERILOG ASSERTIONS?.....	5
1.2.1 <i>Are assertions independent from systemverilog structures?</i>	7
1.2.2 <i>Where and how are assertions used?</i>	7
1.2.2.1 Capture design intent.....	7
1.2.2.2 Allow protocols to be defined and verified.....	8
1.2.2.3 Reduce time to market	8
1.2.2.4 Simplify usage of reusable IP	8
1.2.2.5 Facilitate functional coverage metrics	9
1.2.2.6 Generate counterexamples to demonstrate violation of properties	9
1.3 OVERVIEW OF PROPERTIES, ASSERTIONS, ATTEMPTS.....	9
1.3.1 <i>Sequence</i>	10
1.3.2 <i>Cycle and range delays</i>	11
1.3.3 <i>Assertion states</i>	12
1.4 ASSERTION-BASED VERIFICATION.....	15
1.4.1 <i>Specification and verification</i>	15
1.4.2 <i>Assertions types</i>	16
1.4.2.1 Immediate assertions – assert / assume / cover.....	16
1.4.2.1.1 Simple immediate assertions	16
1.4.2.1.2 Deferred assertions.....	17
1.4.2.2 Concurrent assertions: assume property, assert property, cover property, cover sequence, restrict property	17
2 UNDERSTANDING SEQUENCES	19
2.1 SEQUENCE SYNTAX	20
2.2 SEQUENCE OPERATORS AND BUILT-IN FUNCTIONS	21

2.3	REPETITION OPERATORS	23
2.3.1	<i>Attempt / thread difference</i>	25
2.3.1.1	Important concepts on threads and sequences	26
2.3.2	<i>Impact of multi-threaded sequences in assertions</i>	26
2.3.2.1	Multi-threaded sequence in consequent	28
2.3.2.1.1	Strong / weak sequence in consequent	30
2.3.2.2	Multi-thread sequences in both antecedent and consequent	30
2.3.2.3	Consequent with multiple antecedent / consequent pairs	30
2.3.3	<i>Consecutive repetition</i>	31
2.3.3.1	[*n] Repetition fixed	31
2.3.3.2	[*n:m] [*] [+] Repetition range	31
2.3.3.3	[*0 : m] Repetition range with zero	34
2.3.3.4	[*n : \$], [*] [+] Repetition range with infinity.....	35
2.3.4	<i>Sequence goto repetition ([->n], [->n:m])</i>	35
2.3.5	<i>Sequence non-consecutive repetition ([=n], [=n:m])</i>	37
2.4	SEQUENCE COMPOSITION OPERATORS	38
2.4.1	<i>Sequence fusion (##0) and empty sequences</i>	38
2.4.2	<i>Sequence disjunction (or)</i>	40
2.4.3	<i>Sequence non-length-matching (and)</i>	40
2.4.4	<i>Sequence length-matching (intersect)</i>	40
2.4.5	<i>Sequence containment (within)</i>	42
2.4.6	<i>Expression over sequences (throughout operator)</i>	43
2.5	METHODS SUPPORTING SEQUENCES	44
2.5.1	<i>first_match operator</i>	44
2.5.2	<i>End point of sequences, .triggered</i>	45
2.5.3	<i>End Point of sequences, .matched .triggered</i>	46
2.5.3.1	End Point of a multilocked sequence	47
2.5.4	<i>End point application examples</i>	48
2.5.4.1	End points as a starting point to build sequences.....	48
2.5.4.2	Referring to the past using end points	49
2.5.4.3	.triggered as level-sensitive control	50
2.5.4.4	Sequence as events.....	50
2.6	ALLOWED TYPES IN FORMAL ARGUMENTS FOR SEQUENCES AND PROPERTIES	51
2.6.1	<i>Formal argument of event type</i>	52
2.6.2	<i>Untyped formal argument</i>	52
2.6.3	<i>Typed formal argument: sequence</i>	53
2.6.4	<i>Data types for typed formal arguments</i>	54
2.6.4.1	Default actual argument	57
2.7	LOCAL VARIABLES IN FORMAL ARGUMENTS AND IN SEQUENCE AND PROPERTY DECLARATIONS.....	58
2.7.1	<i>Variable types, initializations, assignments, updates (rule 1, 3, 4)</i>	64
2.7.2	<i>Update of local variables (rule 15)</i>	65
2.7.3	<i>Local variables in repetitions (rule 8, 9)</i>	65
2.7.4	<i>Formal arguments and local variables in sequences (rule 11, 12, 17)</i>	66
2.7.5	<i>Typed formal local variables arguments and bindings (rule 1, 13, 19)</i>	68
2.7.6	<i>No empty match in local variables assignments (rule 5)</i>	70
2.7.7	<i>Local variable must be written once before being read (rule 6)</i>	70
2.7.8	<i>Variable is unassigned if not flowed out (rule 7, 10)</i>	70
2.7.9	<i>Local variables in concurrent and, or, and intersect threads (rule 14)</i>	70
2.7.9.1	Variables assigned on parallel “or” threads	71
2.7.9.1.1	first_match(seq1 or seq2)	73
2.7.9.2	Variables assigned on parallel “and” “intersect” threads	74
2.7.10	<i>.triggered method in sequences with input or inout local variable formal arguments</i>	75

3	Understanding Properties.....	77
3.1	ASSERTIONS, PROPERTIES, TERMINOLOGIES, SYNTAX	77
3.2	PROPERTY HEADER	82
3.3	PROPERTY IDENTIFIER	82
3.4	FORMAL ARGUMENTS AND USAGE	83
3.4.1	<i>Formal argument representing a delay range</i>	84
3.5	PROPERTY VARIABLE DECLARATION	85
3.6	BODY OF THE PROPERTY STATEMENT	85
3.7	CLOCKING EVENT	85
3.7.1	<i>Leading clocking event</i>	85
3.8	DISABLING CONDITION	87
3.8.1	<i>Disable rules</i>	88
3.8.2	<i>Default disable</i>	89
3.8.3	<i>Inferred functions for clock and disable</i>	90
3.9	PROPERTY EXPRESSION AND OPERATORS	92
3.9.1	<i>Implication operators</i> \rightarrow , \Rightarrow	94
3.9.1.1	Overlapped implication operator \rightarrow	95
3.9.1.2	Non-Overlapped Implication Operator \Rightarrow	96
3.9.2	<i>not operator</i>	96
3.9.2.1	Vacuity	96
3.9.3	<i>and operator</i>	97
3.9.3.1	Vacuity	97
3.9.4	<i>or operator</i>	98
3.9.4.1	Vacuity	98
3.9.5	<i>implies</i>	99
3.9.5.1	Vacuity	99
3.9.5.2	Applications.....	99
3.9.6	<i>iff</i>	101
3.9.6.1	Vacuity	101
3.9.7	<i>until</i>	101
3.9.7.1	Vacuity	103
3.9.8	<i>Followed-by</i> $\#\#\$, $\#\neq\#\$	104
3.9.8.1	Vacuity	105
3.9.9	<i>nexttime, s_nexttime</i>	106
3.9.9.1	Vacuity	106
3.9.10	<i>if else</i>	107
3.9.10.1	Vacuity	107
3.9.11	<i>always, always[cycle_delay_const_range], s_always[bounded range]</i>	107
3.9.11.1	Vacuity	108
3.9.11.2	Application example and options.....	109
3.9.12	<i>eventually, s_eventually</i>	110
3.9.12.1	Vacuity	110
3.9.13	<i>case</i>	112
3.9.13.1	Vacuity	112
3.9.14	<i>accept_on, reject_on, sync_accept_on, reject_onsync_reject_on</i>	112
3.9.14.1	Vacuity	116
3.10	LOCAL VARIABLES IN PROPERTIES	116
3.10.1	<i>Local Variable Formal Arguments</i>	117
3.10.2	<i>Using Variables as Counters</i>	118
3.10.3	<i>Using variables as Delays</i>	121
3.10.4	<i>Using Variables as Timeouts</i>	121

4	Advanced Topics For Properties and Sequences	127
4.1	SYSTEMVERILOG SCHEDULING SEMANTICS FOR ASSERTIONS	127
4.2	ASSERTION-BASED SYSTEM FUNCTIONS.....	129
4.2.1	<i>Sampled valued functions</i>	129
4.2.1.1	Value access functions	130
4.2.1.1.1	\$sampled(expression)	130
4.2.1.1.1.1	\$sampled in a disable iff clause	130
4.2.1.1.1.2	\$sampled in an action block.....	131
4.2.1.1.2	\$past.....	131
4.2.1.2	Value change functions	132
4.2.1.2.1	\$rose and \$fell	132
4.2.1.2.2	\$stable, \$changed	133
4.2.2	<i>Vector-analysis system functions</i>	134
4.2.3	<i>Severity-level system functions</i>	135
4.2.3.1	SystemVerilog severity levels.....	135
4.2.3.2	UVM severity levels	136
4.2.4	<i>Assertion-control system tasks</i>	138
4.2.4.1	Assert control.....	138
4.2.4.1.1	Control_type	139
4.2.4.1.2	assertion_type.....	142
4.2.4.1.3	directive_type	142
4.2.4.1.4	Equivalent assertion control system tasks	142
4.2.4.1.5	Assertion action blocks -control system tasks.....	143
4.3	CLOCKED SEQUENCES, PROPERTIES, AND MULTICLOCKING	144
4.3.1	<i>Multiclocked Sequences and Properties</i>	144
4.3.2	<i>Clocking Rules in Assertions</i>	147
4.3.3	<i>Clock Flow</i>	147
4.3.4	<i>Procedural Concurrent Assertion</i>	149
4.3.5	<i>Arguments to Procedural Concurrent Assertions</i>	151
4.4	PROPERTIES IN INTERFACES	154
4.5	ASSERTION STATEMENTS	155
4.5.1	<i>Purpose of verification statements</i>	157
4.5.1.1	assert Statement	157
4.5.1.2	assume statement.....	157
4.5.1.2.1	assert and assume for same property: then what?.....	158
4.5.1.2.2	Same inputs in antecedent and consequent	158
4.5.1.3	restrict statement	158
4.5.1.4	cover statement	159
4.5.1.4.1	Understanding coverage	160
4.5.1.4.2	Using covergroup for data coverage	161
4.5.1.5	Expect construct.....	162
4.5.1.6	Action-Block	163
4.6	IMMEDIATE ASSERTIONS.....	164
4.6.1	<i>Simple immediate assertions</i>	165
4.6.2	<i>Deferred assertions</i>	165
4.6.2.1	Deferred assertion reporting	167
4.7	BINDING ASSERTIONS TO SCOPES OR INSTANCES	168
4.8	STATIC / AUTOMATIC VARIABLES AND ASSERTIONS	172
4.8.1	<i>Static / automatic variable defintions</i>	172
4.8.2	<i>Sampling of variables in assertions</i>	173

5	CHECKER	177
5.1	MOTIVATION AND ADVANTAGES OF CHECKER CONSTRUCT.....	177
5.2	SYNTAX OF CHECKER CONSTRUCT	179
5.3	CHECKER CONTENTS	180
5.4	CHECKER USE MODEL.....	182
5.4.1	<i>Classification of assertion statements</i>	182
5.4.2	<i>Classification of checker Instances</i>	182
5.4.3	<i>Checker behaviors based on types and instances</i>	183
5.4.3.1	checker usages	187
5.4.3.1.1	Self-sustained independent checker declaration with direct of bind instantiation	187
5.4.3.1.2	Checker declared and instantiated inside design unit (module, interface, checker, or program) 188	
5.4.3.1.3	Checker declared in packages that are instantiated inside the design unit	188
5.4.3.1.4	checker bound to a design unit	189
5.5	CONTEXT INFERENCE	190
5.6	CHECKER VARIABLES	190
5.6.1	<i>Static and automatic variables</i>	190
5.6.2	<i>rand and rand const variables</i>	192
5.6.3	<i>Capturing functional coverage model inside checker</i>	194
6	SystemVerilog Assertions In the Design Process	195
6.1	TRADITIONAL DESIGN PROCESS.....	196
6.2	DESIGN PROCESS WITH ABV USING SVA AS VEHICLE	196
6.2.1	<i>System-level Assertions</i>	196
6.2.1.1	Cause and effect class of requirements	197
6.2.1.2	Latencies	198
6.2.1.3	Definition of Processing Algorithms.....	198
6.2.1.4	Analyzing properties prior to RTL design	199
6.2.2	<i>Interface Assertions</i>	199
6.2.3	<i>Architectural Plan</i>	199
6.2.4	<i>Verification Plan</i>	200
6.2.5	<i>RTL Design</i>	200
6.2.6	<i>Write Testbench and Simulate</i>	201
6.2.7	<i>Analyze the simulation results and coverage</i>	201
6.2.7.1	Functional coverage in verification	201
6.2.7.2	SystemVerilog Assertions API.....	202
6.2.8	<i>Formal verification (FV)</i>	205
6.3	CASE STUDY - SYNCHRONOUS FIFO	205
6.3.1	<i>Synchronous FIFO Requirements</i>	205
6.3.2	<i>Verification Plan</i>	216
6.3.3	<i>RTL Design</i>	223
6.3.4	<i>Simulation</i>	223
7	FORMAL VERIFICATION USING Assertions.....	225
7.1	FORMAL VERIFICATION METHODOLOGY.....	225
7.1.1	<i>What is formal verification ?</i>	225
7.1.2	<i>Why formal verification</i>	226
7.1.3	<i>Who should use formal verification</i>	226
7.1.4	<i>More about model checking</i>	226
7.1.4.1	Formal verification design process.....	227
7.1.4.2	Model checking expectations and rules	228
7.1.4.3	SVA and Formal Verification	229

7.2	GLOBAL CLOCKING, PAST AND FUTURE SAMPLED VALUE FUNCTIONS	229
7.2.1	<i>Global Clocking</i>	229
7.2.2	<i>Past and future sampled value functions</i>	230
7.2.3	<i>Application of Global Clocking</i>	234
7.3	CASE STUDY - FV OF A TRAFFIC LIGHT CONTROLLER.....	235
7.3.1	<i>Model</i>	235
7.3.2	<i>SystemVerilog Assertions for traffic light controller</i>	237
7.3.3	<i>Verification</i>	239
7.3.4	<i>Good Traffic Light Controller</i>	242
7.4	CASE STUDY: FORMAL VERIFICATION OF FIFO RTL	245
7.4.1	<i>Setting up design and properties</i>	245
7.4.2	<i>Debugging an assertion</i>	247
7.4.3	<i>Adding Constraints</i>	247
7.4.4	<i>A real bug</i>	250
7.4.5	<i>Coverage and final result</i>	251
7.4.6	<i>Proof radius</i>	252
7.4.7	<i>Explored state-based coverage</i>	252
7.4.8	<i>Flip-flop to Property Distance</i>	253
7.4.9	<i>Automated Gap Detection</i>	253
7.5	EMERGING APPLICATIONS OF SYSTEMVERILOG ASSERTIONS WITH FORMAL METHODS.....	253
7.5.1	<i>SystemVerilog Assertions-Based Performance Evaluation of Digital Systems</i>	254
7.5.2	<i>Hybrid (dynamic and formal) Verification</i>	254
7.5.3	<i>Achieving Hard-to-hit Functional Coverage Goals using Formal Methods</i>	254
7.5.4	<i>Functional Coverage Points Generation from SVA + FV</i>	255
7.6	SIMULATION OR FORMAL VERIFICATION?	255
7.6.1	<i>Arguments for Simulation with ABV</i>	255
7.6.2	<i>Arguments for Formal Verification</i>	256
8	SystemVerilog Assertions Guidelines.....	257
8.1	NAMING CONVENTION GUIDELINES	258
8.1.1	<i>File naming</i>	258
8.1.2	<i>Naming of assertion constructs</i>	259
8.1.3	<i>Ending statements with labels</i>	260
8.1.4	<i>Constants for modules / interfaces / checkers</i>	260
8.1.5	<i>Local variables within properties and sequences</i>	260
8.2	STYLE.....	261
8.2.1	<i>Use the “let” Construct</i>	262
8.2.2	<i>When to use concurrent assertions in procedural code</i>	263
8.2.2.1	Concurrent assertions in a module	263
8.2.2.2	Concurrent assertions in a checker	263
8.2.3	<i>Explicit or implicit declaration of properties</i>	264
8.2.4	<i>Use formal arguments only when reuse is intended</i>	264
8.2.5	<i>Use generate construct for assertions conditional on parameters</i>	265
8.2.6	<i>Standardize action block error display</i>	265
8.2.7	<i>Using named sequences/properties</i>	265
8.2.8	<i>Adopting new IEEE 1800-2012 features</i>	266
8.2.9	<i>Use strong property operators for assertions that must complete</i>	266
8.2.10	<i>Defining clocking events</i>	266
8.2.11	<i>Modeling abort conditions in properties</i>	267
8.2.12	<i>Dynamic data types inside properties</i>	267
8.2.13	<i>Cyclic dependencies between sequences</i>	268

8.3	USE MODEL GUIDELINES	268
8.3.1	<i>Be aware of overlapping assertions</i>	268
8.3.2	<i>Use first_match in antecedents to avoid unexpected results</i>	268
8.3.3	<i>Avoid concurrent assertions that have just a sea of logic</i>	269
8.3.4	<i>Beware of metalogical values</i>	270
8.3.5	<i>Avoid vacuous properties</i>	270
8.3.6	<i>Avoid contradictory properties</i>	270
8.3.7	<i>Beware of unsized additions using +1 versus +1'b1, use size casting if necessary</i>	271
8.3.8	<i>Use \$sampled Function in action block to display values</i>	272
8.3.9	<i>Update of module / checker variables</i>	272
8.3.9.1	Variables updated in action block	272
8.3.10	<i>Ensure assertions can hold</i>	273
8.3.11	<i>Do not use [=n] in antecedent without a first_match</i>	273
8.4	METHODOLOGY GUIDELINES	273
8.4.1	<i>Classification of properties</i>	273
8.4.1.1	Design centric.....	274
8.4.1.2	Assumption centric	274
8.4.1.3	Requirement / verification centric	274
8.4.1.4	Environmental properties	275
8.4.1.5	Coverage properties.....	275
8.4.2	<i>Process of writing properties and assertions</i>	277
8.4.3	<i>Review properties and assertions against requirements</i>	278
8.4.4	<i>Verify the DUT design</i>	279
8.4.5	<i>Guidelines for Debugging Assertions</i>	279
9	SystemVerilog Assertions Dictionary	281
9.1	IF COND1, THEN COND2.....	282
9.2	IF COND1, THEN AT NEXT COND2, COND3	282
9.3	IF COND1, THEN AFTER NTH COND2, COND3	283
9.4	IF COND1 AND FIRST COND2, THEN COND3 UNTIL COND4	283
9.5	IF COND1 AND FIRST COND2, THEN SEQUENCE	284
9.6	BETWEEN COND1 AND COND2, SIGNAL 1 ASSERTED	285
9.7	IF COND1 AND THEN 1 OCCURRENCE OF COND2 THEN SEQUENCE	285
9.8	IF COND1 THEN N OCCURRENCES OF COND2 BEFORE COND3; N IS VALUE OF A VARIABLE.....	286
9.9	IF COND1 AND, WITHIN N CYCLES, Y OCCURRENCES OF COND2 THEN COND3	287
9.10	IF COND1, THEN COND2 UNTIL COND3.....	287
9.11	IF COND1 THEN COND2 BEFORE COND3	288
9.12	IF COND1 IS FOLLOWED BY COND2, AND COND3 IS NOT RECEIVED WITHIN 64 CYCLES WHILE COND2 THEN ERROR (COND5). IF COND3 IS RECEIVED WITHIN 64 CYCLES THEN COND4	288
9.13	IF COND1 THEN COND2 IN N CYCLES UNLESS COND3.....	288
9.14	DATA INTEGRITY IN MEMORY: DATA READ FROM MEMORY SHOULD BE SAME AS WHAT WAS LAST WRITTEN.....	290
9.15	DATA INTEGRITY IN QUEUES. INTERFACE DATA WRITTEN MUST BE PROPERLY TRANSFERRED TO THE RECEIVING HARDWARE	293
9.16	NEVER 2 CONSECUTIVE WRITES WITH SAME ADDRESS	295
9.17	FOLLOWING 2 CONSECUTIVE WRITES AT ADDRESS ==0, READY==1 AT NEXT CYCLE.....	295
9.18	ASSUME RESET LOW FOR INITIAL N CYCLES.....	295
9.19	IF A SEQUENCE STARTS BUT DOES NOT COMPLETE, THEN STATE REGISTER MUST BE IN ERROR STATE	296
9.20	PROPERTY1 AND PROPERTY2 ARE MUTUALLY EXCLUSIVE	296
9.21	NO REWRITES TO SAME ADDRESS BEFORE READ	299
9.22	SIGNALA[ODD_BITS] => SIGNALB[ODD_BITS]; SIGNALA[EVEN_BITS] => SIGNALB[EVEN_BITS];	299
9.23	CHECKING FOR DUTY CYCLE OF A CLOCK	300
9.24	ACCESSING CLASS VARIABLES FOR USE IN ASSERTIONS	300
9.25	HOW TO COVER A FOUR STATE VARIABLE (0, 1, X, Z)	302

Appendix A Answers to Exercises	305
Appendix B: Definitions	313
Reserved words	325
Index.....	327

FOREWORD, Dennis Brophy

In the decade since the completion and release of the first version of the IEEE SystemVerilog standard, the use of assertions in verification has taken center stage. In as much as design and verification teams have been able to use assertions during functional verification tests, they have proven even more valuable to open the world of formal verification to more users to perform exhaustive block-level and interface tests.

We know debug of electronic systems is an ever increasing challenge given the relentless increase in design complexity and protocols engineers must use in their designs. Many design issues are buried deep in a system and can be difficult to reach or detect in a timely fashion even with today's automated constrained random stimulus generation solutions. The embrace of a design reuse paradigm that allows design teams to pull predesigned blocks into their design has led to the creation of the Verification Intellectual Property (VIP) business. The various protocols and blocks that now come together to comprise a design come with VIP that will include assertions to detect illegal use and conditions that might otherwise be difficult to detect. VIP also lessens the need for design and verification teams to have deeper protocol expertise and knowledge. All this is enabled with assertions.

In 2010, research showed use of SystemVerilog was up more than 233% over prior years with more than 7 out of 10 design and verification engineers using it. Even more telling was the use of the SystemVerilog Assertions (SVA) part of the standard. Research showed that *assertions* enjoyed the same high level of use with 7 out of 10 design and verification engineers adopting SVA.

Assertion based verification (ABV) methodologies has been found to address design and verification challenges and the market use reflects it. The assertions portion of the IEEE SystemVerilog standard has also been enhanced over these years to extend and improve what can be done with them based on the cumulative experiences of the design and verification community to date.

The third edition to the *SystemVerilog Assertions Handbook* comes at a time when the IEEE updates its popular SystemVerilog standard and at a time when the FPGA community is increasing its adoption of SystemVerilog assertions as well. Design and verification engineers will find the handbook useful not just as a resource to begin to adopt assertions, but to apply the latest additions and updates found in the IEEE standard to the ever pressing design and verification challenges.

Dennis Brophy

Director of Strategic Business Development
Design Verification Technology Division
Mentor Graphics Corporation
<http://www.mentor.com/>



FOREWORD, Sven Beyer

In 2005, SystemVerilog assertions became part of the IEEE 1800 standard. Now, 7 years later, there is no longer any doubt about the fact that Assertion-Based Verification has become a mainstream technology: according to the 2010 Wilson Research Group Functional Verification Study, assertions are used in roughly two thirds of all projects – from rather simple automatically generated assertions to capturing complex bus transactions in assertions. Interestingly, the usage of formal ABV has also increased by 50% from 2007 to 2010, with a projected further increase in the coming years. Nowadays, companies that have not yet adopted assertions feel a strong need to do so in order to catch up with their competition. Finally, SVA is the dominant assertion language, making up the lion's share of 75% of all assertions.

In addition to the growing acceptance and tool support of SVA over the last 7 years, the standard itself has been very much alive with two updates in 2009 and now in 2012, enhancing many existing features and adding numerous new ones. So in summary, more and more engineers are exposed to SVA while at the same time, the standard quickly evolves, trying to address the growing needs of those engineers for more productivity. This definitely calls for a first class reference documentation – and this book, *SystemVerilog Assertions Handbook, 3rd Edition* by Ben Cohen, Srinivasan Venkataramanan, Ajeetha Kumari, and Lisa Piper, provides such a comprehensive reference manual that is suited for both SVA power users and novices. It introduces assertion methodologies and gives a clear idea on what assertions are good for, addressing both coverage and the complementary strengths of dynamic and formal verification. It carefully lays out the numerous SVA language constructs one by one in a way that really gets across to the typical engineer, emphasizing the intended usage, adding telling examples, and listing the counter-intuitive pitfalls that may cost an engineer precious time in debugging. Therefore, this book is sure to find its place on the bookshelf of numerous engineers all over the world, and since it is the first comprehensive reference manual to also address the IEEE 1800-2012 standard, for example with its numerous enhancements to the checker construct, it is sure to remain on this shelf and be extensively used for quite some time.

Sven Beyer

Product Manager Design Verification
OneSpin Solutions
<http://www.onespin-solutions.com/>



FOREWORD, Stuart Sutherland

The fact that you picked up this book means that you are most likely already aware of the benefits of using temporal assertions to verify hardware functionality in hardware design models. These benefits include, but are not limited to, proving that actual design functionality matches (or does not match) the intent of a design specification, localizing design bugs in large, complex models, and significantly reducing the amount of verification code required to gain confidence that a design is functionally correct.

As one who has been teaching and consulting on Verilog and SystemVerilog for many years, I can attest first-hand to those benefits. On one project, I was contracted late in the design cycle to help create a more robust verification environment. As is often the case, many of the engineers working on the project wore two hats. Early in the project they worked on modeling the RTL code. As the design progressed, they transitioned to verifying the RTL models and the post-synthesis gate-level models. The RTL modeling of design was complete when I arrived on the scene, and the engineering team felt the RTL models that made up the design had been thoroughly tested and worked correctly. As I reviewed the verification process, I noted that no assertions had been used, and saw several places where simple assertions – often just one-line of functional code – could easily be added. I wrote about 20 SystemVerilog temporal assertions, and immediately found several places where the design functionality did not match the design specification. The same verification stimulus was used, but these few temporal assertions detected some real design bugs that the “thorough” verification had missed. The assertions also identified just where in the full design the problem first showed up. There was no need to spend hours tracing back in both logic and time from an incorrect output value to try to troubleshoot the cause of a problem. SystemVerilog Assertions did an excellent job of saying *something has gone wrong, and the problem is right here!* The benefits of assertion based verification are very real.

The complexity of the design we need to verify requires that an assertions language has a robust set of features and capabilities. The SystemVerilog Assertions (SVA) language meets that rigorous requirement. The robustness of SVA also means that it can be challenging to learn to use SVA -- and to use it correctly. The *SystemVerilog Assertions Handbook* is an essential resource for overcoming that challenge. The book examines the use of SVA in the context of verifying true-to-life designs. Thorough explanations of each feature of SVA show the where and how to use SVA correctly, as well as point out pitfalls to avoid. At my company, we feel this book is so essential for understanding and properly using SVA, that we include a copy of the book as part of the standard training materials in all of our “SystemVerilog Assertions for Design and Verification Engineers” training workshops.

Stuart Sutherland
SystemVerilog Training and Consulting Wizard
Sutherland HDL, Inc.
<http://www.sutherland-hdl.com>



FOREWORD, Cristian Amitroaie

As usual, Ben keeps up with the latest trends in our industry. This time he focuses on the new SystemVerilog assertion capabilities in the IEEE 1800-2012 standard update, including the checker construct.

The first benefit this book brings is a systematic and clearly organized perspective on SVA, from planning to terminology, from how assertions work and how to debug them, to coverage driven and formal verification using assertions. This includes the language clearly identified rules, and many tables and figures annotated with comments.

Second it offers many concrete examples. Examples are fresh air for engineers when diving into complex topics and this book has plenty, including the mapping between natural language and the corresponding SVA implementation.

Third, it contains guidelines on what to use and what to avoid, based on experience with both SVA and UVM. Knowing and following best practices are essential to engineers these days, when work pressure doesn't leave much time to carefully digest all the implications of the highly sophisticated means we use on a daily basis.

This is a book every engineer should keep handy!

Cristian Amitroaie

CEO

Amiq.com

<http://www.dvteclipse.com>



PREFACE

What's new?

SystemVerilog Assertions Handbook, 3rd Edition is a follow-up book to the very popular and highly recommended second edition, published in 2010. This 3rd Edition is updated to include the new SystemVerilog assertion features, enhancements, and clarifications presented by the *IEEE 1800-2012 Standard for SystemVerilog Unified Hardware Design, Specification, and Verification Language* (herein referred as IEEE 1800-2012, or LRM – language reference manual).¹ The 2012 LRM changes include several enhancements for properties and sequences, particularly in the area of immediate assertions, data type support, argument passing, vacuity definitions, global clock resolution, and inferred clocking in sequences. Enhancements were also made in vector-analysis system functions, assertion-control system tasks, newer assertion statements, and in the usage and restrictions of property and sequence local variables. There were also changes in the interpretation of some operators. The **checker**, as an encapsulation for SVA, was introduced in 2009 and many significant enhancements were made in the 2012 LRM including module-like programming features with some restrictions. This update includes details on all these new changes to the LRM as well as improvements to the organization and content of the previous release based on feedback received from our customers.

The creators

This SVA 3rd Edition evolved from many years of practical experiences and studies in the processes / design / verification / and language worlds. This book is an excellent reference in the process and application of SVA. It was created by four authors who came from very strong technical backgrounds, thus putting a lot of synergy in the creation of this book. **Ben** has many years of design, synthesis, and verification of digital designs; he authored 11 books on VHDL, Verilog, design processes, VMM, PSL, and SVA, and has taught several classes in these fields. **Srini** worked at *Intel* as a verification engineer, and at *Synopsys* as an application and verification field engineer; he is now CTO of *CVC Pvt Ltd*, a high-end design-verification consulting company, and provides training in SV, SVA, VMM, OVM/UVM, VHDL, consulting for companies, and sales representation for many EDA products. **Ajeetha** has many years of experience in design and verification using VHDL, SV, SVA, VMM, OVM/UVM; she is the founder, CEO and Managing Director of *CVC*. She has also been consultant for many EDA companies and verification turnkey projects across India, Israel & Taiwan. **Lisa** worked at *Cadence* as a methodology and product engineer supporting assertions in simulation, formal verification, and emulation. She participated in the SVA standardization work for the IEEE 1800-2009 release. She also managed an organization that was responsible for the definition, verification, and support of Telecom IC's, LAN IC's, and ATM IC's at *Lucent Microelectronics*. She now is a technical marketing manager at *Real Intent*.

¹ This book is based on P1800/D6, 2012 DRAFT STANDARD FOR SYSTEMVERILOG, which reflects the latest version frozen to further technical changes.

DvCon2012 Proceedings, <http://events.dvcon.org/events/proceedings.aspx?id=131-1-P>

<http://events.dvcon.org/events/proceedings.aspx?id=131-4>

How this book addresses SVA

This book is unique in the application and understanding of SVA for verification. This is because it addresses the assertion language from several viewpoints:

- The process of using assertions in the design of a chip. This includes using assertions throughout the requirements, design, and verification phases, as demonstrated by examples. The value of “process” is something that we deem critical, and was incorporated in Ben’s *Component Design by Example* book.
- SystemVerilog as a language for engineers. The book presents many complete and simulatable examples that make use of best coding practices and advanced SystemVerilog constructs, including associative arrays, queues, and classes. It also addresses the use of SystemVerilog with VHDL. Our VHDL experiences and Ben’s books on VHDL and Verilog made us more sensitive to the issues a VHDL user may encounter in using SystemVerilog.
- Assertions as a language, and the deep understanding of how assertions are processed. This includes the concepts of *attempts / threads / clock flow / end points / automatic variables / scheduling semantics* and their relationships on coding styles and efficiency and verification outputs.
- Assertions for real designs. What is reflected in this book’s many examples and code writing methodologies and approaches is our vast work experience along with books on PSL, SVA and VMM, and presentation of several papers for DvCon and SNUG, and interactions with customers’ requirements.
- Style and coding guidelines. Again, our experiences are reflected in our explanation of the constructs to use and to avoid, and why. The goal is to be able to write assertions that express the intended behavior, and to write them in a style that is efficient for simulation and formal verification.
- Verification and interaction with UVM. Our deep understanding of frameworks (wrote book *A Pragmatic Approach to VMM Adoption*) and usage of UVM, and its application in the verification environment made us more aware of the need to tie-in SVA with UVM. We explain the interactions of SVA with class-based UVM code in the area of error messaging of assertions and in the modification of variable values for use by the class-based control tasks.
- Debug of simulation results. The application of the assertion statements and simulation tool outputs, along with example debug capabilities is explained.
- Coverage. Coverage is a key element in the verification process. We demonstrate data oriented and control oriented coverage in the many complete examples addressing those topics.
- Formal verification. Our understanding and appreciation of formal verification is demonstrated through the explanation of the concepts and through the complete analysis of two design cases from requirements to formal verification.
- Dictionary of models. We felt a need to demonstrate how English requirements can be translated into SVA models. We achieved that by selecting a set of requirements based on documents, our work experience, and inquiries posted by users in several online technical forums.
- Dictionary of terms relating to SystemVerilog assertions. As authors of several books, we felt a need to explain the technical terms used in the field of design and verification and assertions. A dictionary of terms, with explanations and references is presented as an appendix.

More about the creation of this book

Our goal is to make *SystemVerilog Assertions Handbook, 3rd Edition* an excellent reference manual on the application of SystemVerilog assertions during the design and verification processes. We explain the concepts, coding rules, and guidelines via text/tables/diagrams, images, annotations, complete models, and simulation results.

We validated the many complete examples and test verification code with five major EDA tools to insure accuracy and IEEE compliance with the currently supported features of SystemVerilog (*as of the date of this publication, the 2012 features are not yet supported (NYI)*). The simulation results included in the book are courtesy of *Mentor Graphics* who provided us with access to *QuestaSim* for the simulation of SVA code (*mentor.com*).

In addition, the models used in formal verification were verified with *OneSpin 360™ MV Product Family* of formal verification tools, and the graphical results are also provided on the distribution files (*onespin-solutions.com/*).

The construction of the many examples was greatly facilitated by the use of the *Design and Verification Tools* platform (*DVT, dvteclipse.com*), which is a powerful programming environment for the e language, SystemVerilog and VHDL with support for UVM, OVM, and VMM.

This book represents the collaboration of four authors; Ben was on the Assertions Committee (SV-AC) for the specification of the assertion features of SystemVerilog-2012. Other authors have been part of OVL, SVA 2009/Accellera committees.

How to read this book

When a child learns a language, he/she first learns, by dense exposure to the words and through multiple passes, concepts, basic vocabulary, and overview before learning the alphabet and the grammar of the language. SystemVerilog is a language, and the assertions aspect is another outbreak of that language. In presenting the material for SVA, we took a similar approach to the learning process of a language. We started with an overview and exposure of the basic concepts, with many examples, without getting into the details of the grammar and rules. We then focused on the details of the sequences and properties, and then moved on to advanced topics with more examples. We followed that by addressing the process of using assertions in all phases of the design and verification cycles, including the requirements, design, and verification phases. We added the application of formal verification with two complete models. We then followed that with coding and usage guidelines, and then a dictionary of models and a dictionary of terms.

When addressing each of those topics, we decided to present applications and information that dealt with the topic at hand (e.g., local variables) but with certain advanced topics presented in later sections (e.g., **first_match** operator). We clearly identified the language rules and guidelines addressing the individual topics during their contexts. We annotated the rules and code examples with comments and callout boxes. In reading this book, many users may find it easier to first take a look at the annotated code examples and grasp the concepts and style prior to digging deeper into the text that explains the rules. Once a good understanding of the language rules and guidelines is achieved, users may frequently refer to the tables that summarize (with examples) the syntax of the language (e.g., Section 2.1, 2.2, 2.3, 3.1, 3.9, 4.2.3, 4.2.4, 4.5).

Throughout the book we indicated the forward / backward referencing of critical topics. Thus, we envision the reading of this book as a multi-pass process, with appropriate jumps to forwarded material if the reader needs more information on that topic. We believe that this process will help the reader grasp the various concepts, applications, and grammar of the language.

The coding and usage guidelines presented throughout this book emerged from years of doing design and verification, and of using / teaching HDLs and assertion languages and framework libraries. We envision that in near future EDA tools will emerge to enforce these guidelines as sort of lint checks for SVA.

We also strongly recommend writing the exercises at the end of Chapter 3 and reading the answers to those exercises in Appendix A; those answers provide additional information and recommendations about the critical concepts.

The intent

One of the reasons that we decided to write this handbook on SystemVerilog Assertions is the positive impact Assertion-based Verification (ABV) is providing in the design & verification of complex chips, and we believe that SystemVerilog is setting up a viable and effective standard in the design and verification processes. We also felt that the “assertions” aspect of SystemVerilog needed special emphasis. Thus, we maintain the focus of this book on SystemVerilog Assertions, with usage of many of the new features that SystemVerilog provides. We are assuming that the users are familiar with SystemVerilog, and have access to books that address SystemVerilog language.² Assertion-Based Verification is changing the traditional design process because that methodology helps to formally characterize the design intent and expected operations.³ ABV also quickens the verification task because it provides feedback at the white-box level.⁴ As a formal property specification language, SystemVerilog Assertions facilitate automation of common verification tasks that can be exploited across various verification technologies.

As designers and consultants/trainers, we experienced many designs that were weakly specified and documented. The RTL modeling lacked information about properties and design characteristics, and that led to difficulties and/or ambiguities in the maintenance and verification processes. A design specification is helpful in defining requirements. However, specifications are generally defined in an informal language, like English. They lack a standard machine executable representation and cannot be dynamically simulated and/or statically processed by a formal verification tool to ensure compliance to requirement. Adding SVA to the process fills that gap – at least partly for control dominated feature specifications.

Book Organization

Chapter 1 provides an introduction to Assertion-Based Verification and serves as an introduction to SystemVerilog Assertions (SVA) concepts with emphasis on properties and assertions, immediate and concurrent. It also addresses the topic of states of an assertion. It prepares the readers for Chapters 2, 3, and 4, which represent the “core” of SystemVerilog Assertions. **Chapter 2** delves into the understanding and application of sequences that represent the real base for the definition of temporal assertions. That chapter extends from chapter 1 the concepts of attempts / threads of assertions; the definition of the sequence operators; and the rules of local variables. **Chapter 3** delves into understanding properties, along with the property operators. **Chapter 4** provides a deeper appreciation of SystemVerilog Assertions by addressing advanced topics for properties and sequences, including assertion-based functions; clocked sequences and assertions across multiple-clock domains; the SystemVerilog scheduling mechanism used in assertions; the assertion directives; the immediate assertions; and binding of verification entities to modules. **Chapter 5** introduces the **checker**. That chapter includes the motivation behind this relatively new entity, the syntax, its contents, the use model, the rules, and its applications by examples. **Chapter 6** addresses the methodologies in using properties / sequences / assertions during the requirement and verification planning phases, in addition to the RTL and testbench levels. It first explains the process, and then demonstrates an application of assertions in the requirements specification and verification plan using a synchronous *First-In First-Out* (FIFO) as an Intellectual Property. SystemVerilog packages, interfaces, modules, and bindings are also demonstrated. **Chapter 7** addresses the formal verification aspects of SystemVerilog Assertions, and introduces the global clocking functions, typically used in formal verification. Chapter 7 focuses on Formal Verification (FV) methodologies for functional verification of RTL designs. It provides two case studies verified with *OneSpin 360™ MV Product Family* of formal

² * *SystemVerilog Language Reference Manual* <http://www.systemverilog.org/>

* *SystemVerilog for Verification: A Guide to Learning the Testbench Language Features*, Chris Spear and Greg Tumbush (Feb 14, 2012)

* *SystemVerilog For Design A Guide to Using SystemVerilog for Hardware Design and Modeling*
Stuart Sutherland, Simon Davidmann, Peter Flake, KAP, June 2003, ISBN 1-4020-7530-8

³ *Assertion-Based Design, Second Edition*, Harry D. Foster, Adam C. Krolnik, David J. Lacey
June 2004, ISBN 1-4020-8027-1,

The SystemVerilog Verification Methodology Manual (VMM), 2005 Springeronline.com

⁴ *Writing Testbenches: Functional Verification of HDL Models*, Janick Bergeron, Kluwer Academic Publishers

verification tools using as testcases a traffic light controller model (an FSM type design) and the FIFO model (control model with a memory) described in Chapter 6. **Chapter 8** provides a set of guidelines in using SystemVerilog Assertions. These guidelines emerged from experience with usage of Assertion-Based Verification with Accellera's PSL, vendor's recommendations, code reviews, and LRM documentation. **Chapter 9** represents a "dictionary" of classes of application examples that translate English descriptions of properties to SystemVerilog properties. **Appendix A** provides the answers to the exercises asked at the end of Chapter 3. **Appendix B** is a summary of terms and definitions used within this book. **Appendix C** is a list of the system tasks and system functions. A list of **reserved words** is also provided. The **Index** provides a page lookup for information available in this book.

All code is available for download

<http://www.systemverilog.us/BkSva3>

<http://cvcblr.com/BkSva3>

Use WinZip for .zip files, and "tar xvfz file_name.tgz" for .tgz files

DISCLAIMER

Every attempt was made to ensure accuracy in the specifications and implementation of the languages (HDLs and SystemVerilog Assertions) and models. However, all code provided in this book and in the accompanied website is distributed with ***ABSOLUTELY NO SUPPORT*** and ***NO WARRANTY*** from the authors. Neither the authors nor any supporting vendors shall be liable for damage in connection with, or arising out of, the furnishing, performance or use of the models provided in the book and website.

Without permission, use or reproduction of the information provided in this book and on the linked website for commercial gain is strictly prohibited.

Acknowledgements

SystemVerilog Assertions Handbook, 3rd Edition could not have been written without the support and help from several companies who provided us with access to their design and verification tools that support SystemVerilog, along with access to their support groups who provided us with valuable information about SystemVerilog. We also acknowledge the insights of several engineers who helped us in the review process.

We thank Karen Pieper, *Accellera chair for IEEE P1800 Standard for SystemVerilog* for nominating Ben Cohen to represent Accellera in the SV-AC assertions group for the development of SVA'2012. His participation and involvement in this group helped in the specification of the language and allowed us to bring more insights into the best practices and applications of SVA.

We particularly thank *Mentor Graphics®* for providing us licenses of *QuestaSim* (a part of the *Questa®* verification platform) for the verification of assertions through simulation.⁵ The ease of use of those tools, and the display of results with concise, but on target, information on the various views helped us in better explaining the behavior of assertions. Of particular interest was the waveform view that displayed the assertion signals, assertion successful attempts, vacuity, pass, and fail. The assertion thread viewer was also of great value as it provided more detailed information about an assertion attempt, its threads, and the values of its local and related variables. Other valuable outputs provided by the tool included the assertion / coverage/ cover / covergroup windows. We thank *Mentor Graphics®* for granting us permission to publish those results in our book and on the distribution files.

We would like to express our gratitude to *OneSpin Solutions* for providing us with formal verification analyses and results of two of our RTL models using *360TM MV⁶*, OneSpin's formal assertion-based verification (ABV) solution for ASIC and FPGA designs. *OneSpin's 360TM MV* supports a broad range of formal ABV applications including automatic RTL checks, verification of implementation intent and high-level functional requirements, systematic operation- and transaction-level design verification, as well as automatic detection of verification gaps in assertion sets. The application of *360 MV* uncovered several subtle design and assertion issues in our RTL models that have been missed by previous verifications. The graphical root cause analysis features of *360 MVTM* were very helpful in understanding and correcting these issues. We also thank *OneSpin Solutions* for granting us permission to publish the results in both the book and the distribution files. We also thank Klaus Winkelmann for helping us in the use of formal verification to uncover the issues with our designs.

We thank Cristian Amitroaie and his support group from *AMIQ* for providing us licenses of DVT, an excellent set of Design and Verification tools. DVT provides a complete and easy to use programming environment for the e Language, SystemVerilog with support for SVA and the VMM/OVM/UVM frameworks, and VHDL⁷. The use of DVT allows us to easily code and verify the examples prior to compilation, and copy the formatted code into the book.

⁵ *Mentor Graphics®* provides software and hardware design solutions that enable companies to develop better electronic products faster and more cost-effectively. They offer numerous products in the area of chip design and verification. In the area of simulation and assertions, *Mentor Graphics* provides *ModelSim DE* and *QuestaSim* simulators. <http://www.mentor.com>

⁶ *OneSpin's 360 MV* product family is a comprehensive formal assertion-based verification solution for starters, experienced users and experts. *360 MV* is based on more than a decade of industrial application experience and technology development in formal verification. <http://www.onespin-solutions.com/>

⁷ <http://www.amiq.ro/consulting/>, <http://www.dvteclipse.com/index.html> Design and Verification Tools (DVT) The Complete Development Environment for the e Language, SystemVerilog, and VHDL.

In the creation of the 2nd Edition of this book, we received support from several companies, and that information is retained in this edition. Our sincere thanks are due to *Synopsys* for providing us, at that time, access to their *VCS* platform supporting many of the SystemVerilog IEEE 1800-2009 features.⁸ In addition, *SpringSoft* supported us by providing a license of the *Verdi™ Automated Debug System*, an advanced solution for debugging digital designs and assertions.⁹ *Aldec* was another company who provided an engineering resource for technical review and access to their *Riviera-PRO™* a high-performance verification platform for ASIC and FPGA designs with ABV support.¹⁰

We thank the *IEEE* for granting us permission to quote material from the *IEEE 1800 LRM*, the document that defines the rules of SystemVerilog and SystemVerilog Assertions.

Several SystemVerilog experts participated in the review process of this book. The review is a necessary step to iron out areas of disagreements, and to provide a piece of work that meets user's requirements in the application of SystemVerilog Assertions. In that endeavor, we sincerely thank the following people and organizations: Dennis Brophy, from *Mentor Graphics* for his full support of our endeavor; Michael Siegel and Klaus Winkelmann, from *OneSpin Solutions* for their help and support in verifying two models through *OneSpin 360™ MV Product Family*, and for valuable feedback on formal verification.

We also thank the following engineers for reviewing our book and providing valuable feedback: Anupam Prabhakar, *Mentor Graphics®*; Sven Beyer, *OneSpin Solutions*.

During the creation of this book there were several language issues and clarifications that needed to be addressed in the IEEE 1800 SVA committee. Several participants of this IEEE committee contributed to our specific questions on some issues; thus we particularly thank Erik Seligman, Dmitry Korchemny, and Ed Cerny.

I (Ben) especially thank my wife, Gloria Jean, for supporting me in this endeavor.

We (Ajeetha & Srinu) would like to acknowledge the valuable time our cute little son Adruth and elder son Anirudh have allowed us to spare on this book. I (Srinu) would like to personally dedicate this book to my beloved father Sri. K. Venkataramanan who passed away recently; his memories and blessings are my sole inspiration to cross any hurdle in my life.

⁸ The *VCS* solution powerful debug and visualization environment minimizes the turnaround time to find and fix design bugs. <http://www.synopsys.com/tools/verification/functionalverification/pages/vcs.aspx>

⁹ The *Verdi* Automated Debug System is an advanced solution for debugging digital designs that provides powerful technology to comprehend complex and unfamiliar design behavior; automate difficult and tedious debug processes; and unify diverse and complicated design environments. <http://www.springsoft.com/products/debug-automation/verdi>

¹⁰ *Riviera-PRO* is a high-performance verification platform for ASIC and FPGA design teams, equipped with mixed-language simulation engine and advanced debugging tools. *Riviera-PRO* supports Electronic System Level (ESL) Verification with SystemC and SystemVerilog, Assertions Based Verification (ABV), Transaction Level Modeling (TLM) and VHDL/Verilog Design Rule Checking. <http://www.aldec.com/Products/default.aspx>



**Sculpture Created by my Wife Gloria to
Express my Long Hours with a Laptop in the Creation of Books**

About the Authors

Ben Cohen is currently a consultant and actively represents Accellera in the IEEE 1800-2012. He has technical experience in digital and analog hardware design, computer architecture, ASIC design, synthesis, and use of hardware description languages for modeling of statistical simulations, instruction set descriptions, and hardware models. He applied VHDL since 1990 to model various bus functional models of computer interfaces. He authored several books in the field of design and verification languages including *VHDL Coding Styles and Methodologies*, first and second edition; *VHDL Answers to Frequently Asked Questions*, first and second editions; *Component Design by Example*; *Real Chip Design and Verification Using Verilog and VHDL*; *Using PSL/SUGAR with Verilog and VHDL* (first edition, also translated to Japanese); *Using PSL/Sugar for Formal and Dynamic Verification, 2nd Edition*; *SystemVerilog Assertions Handbook* (first edition, also translated into Japanese); *SystemVerilog Assertions Handbook* (2nd edition); and *A Pragmatic Approach to VMM Adoption*.

He was one of the pilot team members of the VHDL Synthesis Interoperability Working Group of the Design Automation Standards Committee who authored the *IEEE P1076.6 Standard for VHDL Register Transfer Level Synthesis*. He was a member of the *VHDL and Verilog Synthesis Interoperability Working Group of the Design Automation Standards Committees*, and *Accellera OVL and PSL* standardization working groups. He participated in the working group for the development of the new IEEE 1800-2009 LRM for SystemVerilog assertions. He also was a member of the SV-AC assertions group for the development of *IEEE P1800-2012 Standard for SystemVerilog*. He taught several VHDL, PSL, and SVA training classes. He has presented many papers at events such as DVCon and SNUG, including an assertion tutorial on SVA and PSL and VMM.

VhdlCohen Publishing
ben@SystemVerilog.us <http://SystemVerilog.us>

Srinivasan Venkataramanan Srinivasan Venkataramanan is Chief Technology Officer (CTO) at CVC Pvt Ltd, a high-end Design-Verification consulting firm based in Bangalore - India.

Srinivasan's areas of interest are the advanced verification solutions and methodologies such as SystemVerilog, UVM, OVM, VMM, Assertion-Based Verification, formal verification etc. As part of CVC, he provides support to leading edge semiconductor design companies on their verification methodologies and challenges. CVC has launched *Unleashing UVM* (TM) solution during mid 2012. Under this, he offers solutions such as our various training sessions, solve complex customer problems, such as *time-to-debug*, *qualifying verification effectiveness*, *choosing the right technology* for a given problem etc.

In his previous employment at Synopsys, India Private Ltd., Bangalore, he was a Senior Staff Verification Solutions Engineer where he deployed advanced Verification solutions to many customers across AsiaPac region including Taiwan, China, India and also Israel. He assisted customers in variety of areas, such as evaluating SystemVerilog; optimizing regressions using multi-core technologies; and showcasing value of VCS verification platform to specific domains, such as Image processing, Networking, DSP etc. Prior to joining Synopsys, he worked at Intel, Philips Semiconductors, and RealChip communications in the areas of front-end design and verification of ASICs (leading edge high-speed, multi-million gates ASIC designs) with several HDLs and HVLs, including VHDL, Verilog, Specman, and Vera. He successfully developed complex verification environments using advanced methodologies, such as Coverage-Driven Verification and Constrained-random verification using Verisity's Specman, ABV etc. Srinu holds a Masters Degree from the prestigious Indian Institute of Technology (IIT), Delhi in VLSI Design, and Bachelors degree in Electrical engineering from TCE, Madurai. Srinu has co-authored the following books: *A Pragmatic Approach to VMM Adoption*; *Using PSL/Sugar, 2nd Edition*; and *SystemVerilog Assertions Handbook 1st and 2nd Editions*.

He presented several papers at conferences and forums such as DesignCon, DVCon, SNUG etc. He has been delivering training sessions on SVA, SVTB, OVM & VMM to customers for more than 5 years.

CVC Pvt.Ltd.,
Bangalore, India
<http://www.cvcblr.com/> srini@cvcblr.com

Ajeetha Kumari Ajeetha Kumari is the founder and CEO and Managing Director of CVC Pvt Ltd, a high-end Design-Verification consulting firm based in Bangalore - India. At CVC she leads a team of elite, seasoned Verification professionals focused on next generation verification automation and productivity techniques. As CEO, her focus is on business development, new strategic partnerships and exploring new ventures for CVC. More recently she was instrumental in rolling out CVC's various functional verification offerings under a new logo *UnleashingUVM (TM)*. She has been providing consultancy to leading-edge semiconductor houses on various verification challenges for over half-a-decade.

Ajeetha is very well networked and known for close interaction with Design-Verification community on various online forums and events. She runs a popular blog at www.cvcblr.com/blog along with contributions from many others. She presented many papers, tutorials at events such as DVCon, SNUG, CDNLive etc. She has experience with several HDLs and HVLs including Verilog, VHDL, SystemVerilog, PSL, SystemVerilog Assertions, E and Vera. She co-authored the following books: *A Pragmatic Approach to VMM Adoption*; *Using PSL/Sugar, 2nd Edition*; and *SystemVerilog Assertions Handbook 1st and 2nd Editions*.

She received her M.S. in Electrical engineering from the prestigious Indian Institute of Technology (IIT), Madras.

CEO & Managing Director

<http://www.cvcblr.com/> akumari@cvcblr.com

Lisa Piper currently works for Real Intent Inc as a senior technical marketing manager for advanced verification products. Her primary focus is applying structural analysis, simulation, and formal techniques as appropriate, to tackle issues caused by X-propagation. Lisa worked for Cadence Design Systems for 10 years where she was involved with using assertions in simulation-based verification, adapting OVL assertions for use in acceleration, and formal verification (a.k.a. model checking). Product definition, training, assertion methodology, and new product introduction were key areas of focus. This also included active participation in IEEE 1800-2009 SVA standardization work.

Prior to that, Lisa spent 10 years managing the definition and applications support teams for Telecom IC's, LAN IC's, and ATM IC's at Lucent Microelectronics. This built upon previous experience at AT&T Bell Labs co-developing the first ISDN S/T Interface chip and designing one of the first ISDN U-Interface phones.

Lisa holds an MSEE from Ohio State University and a BSEE from Purdue University. She co-authored the book *SystemVerilog Assertions Handbook, 2nd Edition*. Lisa presented many papers at events such as DVCon, including an assertion tutorial on SVA and PSL.

lisa_piper@systemverilog.us